|
|
|
|
| LEADER |
06293cam a2200865 4500 |
| 001 |
17-1682132269 |
| 003 |
DE-627 |
| 005 |
20240307122442.0 |
| 007 |
cr uuu---uuuuu |
| 008 |
191119s2002 xxu|||||o 00| ||eng c |
| 020 |
|
|
|a 0306476401
|c electronic bk.
|9 0-306-47640-1
|
| 020 |
|
|
|a 9780306476402
|c : electronic bk.
|9 978-0-306-47640-2
|
| 035 |
|
|
|a (DE-627)1682132269
|
| 035 |
|
|
|a (DE-576)9086175066
|
| 035 |
|
|
|a (DE-599)GBV086175068
|
| 035 |
|
|
|a (OCoLC)645591832
|
| 035 |
|
|
|a (OCoLC)52479060
|
| 035 |
|
|
|a (EbpS)78547
|
| 040 |
|
|
|a DE-627
|b ger
|c DE-627
|e rakwb
|
| 041 |
|
|
|a eng
|
| 044 |
|
|
|c XD-US
|
| 050 |
|
0 |
|a TK7874.6
|
| 072 |
|
7 |
|a TEC008050
|2 bisacsh
|
| 072 |
|
7 |
|a TEC008030
|2 bisacsh
|
| 072 |
|
7 |
|a COM036000
|2 bisacsh
|
| 084 |
|
|
|a ZN 5400
|2 rvk
|0 (DE-625)rvk/157454:
|
| 084 |
|
|
|a ZN 5405
|2 rvk
|0 (DE-625)rvk/157455:
|
| 084 |
|
|
|a 53.52
|2 bkl
|
| 100 |
1 |
|
|a Keating, Michael
|d 1950-
|0 (DE-588)124942148
|0 (DE-627)706744055
|0 (DE-576)294580409
|4 aut
|
| 245 |
1 |
0 |
|a Reuse methodology manual for system-on-a-chip designs
|c by Michael Keating, Pierre Bricaud
|
| 250 |
|
|
|a 3rd ed
|
| 264 |
|
1 |
|a Boston
|b Kluwer Academic Publishers
|c c2002
|
| 300 |
|
|
|a Online-Ressource
|
| 336 |
|
|
|a Text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a Computermedien
|b c
|2 rdamedia
|
| 338 |
|
|
|a Online-Ressource
|b cr
|2 rdacarrier
|
| 490 |
0 |
|
|a EBSCOhost eBook Collection
|
| 500 |
|
|
|a Includes bibliographical references (p. [285]-286) and index
|
| 505 |
8 |
0 |
|a 1. Introduction2. The System-on-Chip Design Process -- 3. System-Level Design Issues: Rules and Tools -- 4. The Macro Design Process -- 5. RTL Coding Guidelines -- 6. Macro Synthesis Guidelines -- 7. Macro Verification Guidelines -- 8. Developing Hard Macros -- 9. Macro Deployment: Packaging for Reuse -- 10. System Integration with Reusable Macros -- 11. System-Level Verification Issues -- 12. Data and Project Management -- 13. Implementing Reuse-Based SoC Designs -- Bibliography -- Index.
|
| 520 |
|
|
|a Features of the Third Edition: UP TO DATE STATE OF THE ART REUSE AS A SOLUTION FOR CIRCUIT DESIGNERS A CHRONICLE OF "BEST PRACTICES" ALL CHAPTERS UPDATED AND REVISED GENERIC GUIDELINES-NON TOOL SPECIFIC EMPHASIS ON HARD IP AND PHYSICAL DESIGN Reuse Methodology Manual for System-on-a-Chip Designs, Third Edition outlines a set of best practices for creating reusable designs for use in a SoC design methodology. These practices are based on the authors' experience in developing reusable designs, as well as the experience of design teams in many companies around the world. Silicon and tool technologies move so quickly that many of the details of design-for-reuse will undoubtedly continue to evolve over time. But the fundamental aspects of the methodology described in this book have become widely adopted and are likely to form the foundation of chip design for some time to come. Development methodology necessarily differs between system designers and processor designers, as well as between DSP developers and chipset developers. However, there is a common set of problems facing everyone who is designing complex chips. In response to these problems, design teams have adopted a block-based design approach that emphasizes design reuse. Reusing macros (sometimes called "cores") that have already been designed and verified helps to address all of the problems above. However, in adopting reuse-based design, design teams have run into a significant problem. Reusing blocks that have not been explicitly designed for reuse has often provided little or no benefit to the team. The effort to integrate a pre-existing block into new designs can become prohibitively high, if the block does not provide the right views, the right documentation, and the right functionality. From this experience, design teams have realized that reuse-based design requires an explicit methodology for developing reusable macros that are easy to integrate into SoC designs. This manual focuses on describing these techniques
|
| 540 |
|
|
|a Nutzungsrecht: Nationallizenz NetLibrary
|
| 650 |
|
0 |
|a Systems on a chip
|
| 650 |
|
0 |
|a Modularity (Engineering)
|
| 650 |
|
0 |
|a Systems on a chip
|
| 650 |
|
0 |
|a Application specific integrated circuits
|x Design and construction
|
| 650 |
|
0 |
|a Application-specific integrated circuits
|x Design and construction
|
| 650 |
|
0 |
|a Application specific integrated circuits
|x Design and construction.
|
| 650 |
|
0 |
|a Systems on a chip.
|
| 650 |
|
0 |
|a Modularity (Engineering)
|
| 650 |
|
4 |
|a Entwurf
|
| 650 |
|
4 |
|a System-on-Chip
|
| 655 |
|
0 |
|a Electronic books.
|
| 655 |
|
4 |
|a Electronic books
|
| 689 |
0 |
0 |
|d s
|0 (DE-588)4740357-3
|0 (DE-627)366978756
|0 (DE-576)215926528
|a System-on-Chip
|2 gnd
|
| 689 |
0 |
1 |
|d s
|0 (DE-588)4121208-3
|0 (DE-627)104674849
|0 (DE-576)209541369
|a Entwurf
|2 gnd
|
| 689 |
0 |
|
|5 DE-101
|
| 689 |
1 |
0 |
|d s
|0 (DE-588)4740357-3
|0 (DE-627)366978756
|0 (DE-576)215926528
|a System-on-Chip
|2 gnd
|
| 689 |
1 |
1 |
|d s
|0 (DE-588)4121208-3
|0 (DE-627)104674849
|0 (DE-576)209541369
|a Entwurf
|2 gnd
|
| 689 |
1 |
|
|5 (DE-627)
|
| 700 |
1 |
|
|a Bricaud, Pierre
|4 oth
|
| 776 |
1 |
|
|z 1402071418
|
| 856 |
4 |
0 |
|u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=78547
|q text/html
|x Verlag
|z Deutschlandweit zugänglich
|3 Volltext
|
| 856 |
4 |
2 |
|u https://swbplus.bsz-bw.de/bsz412843668cov.jpg
|m V:DE-576
|m X:springer
|q image/jpeg
|v 20150327163519
|3 Cover
|
| 889 |
|
|
|w (DE-576)412843668
|
| 889 |
|
|
|w (DE-627)086175068
|
| 889 |
|
|
|w (DE-627)803077033
|
| 912 |
|
|
|a ZDB-4-NLEBK
|
| 912 |
|
|
|a ZDB-1-NEL
|
| 935 |
|
|
|i Blocktest
|
| 935 |
|
|
|h GBV
|i ExPruef
|
| 936 |
r |
v |
|a ZN 5400
|b Allgemeines
|k Technik
|k Elektrotechnik, Elektronik, Nachrichtentechnik
|k Elektrische Netzwerke und Schaltungen
|k Elektronische Schaltungen
|k Allgemeines
|0 (DE-627)1271491109
|0 (DE-625)rvk/157454:
|0 (DE-576)201491109
|
| 936 |
r |
v |
|a ZN 5405
|b Rechnergestützter Entwurf und Berechnung elektronischer Schaltungen; Simulation
|k Technik
|k Elektrotechnik, Elektronik, Nachrichtentechnik
|k Elektrische Netzwerke und Schaltungen
|k Elektronische Schaltungen
|k Rechnergestützter Entwurf und Berechnung elektronischer Schaltungen; Simulation
|0 (DE-627)1271526077
|0 (DE-625)rvk/157455:
|0 (DE-576)201526077
|
| 936 |
b |
k |
|a 53.52
|j Elektronische Schaltungen
|0 (DE-627)106414070
|
| 951 |
|
|
|a BO
|
| 980 |
|
|
|a 1682132269
|b 17
|c ZDB-4-NLEBK
|c ZDB-1-NEL
|
SOLR
| _version_ |
1795887069824811008 |
| author |
Keating, Michael |
| author2 |
Bricaud, Pierre |
| author2_role |
oth |
| author2_variant |
p b pb |
| author_facet |
Keating, Michael, Bricaud, Pierre |
| author_role |
aut |
| author_sort |
Keating, Michael 1950- |
| author_variant |
m k mk |
| building |
Library A |
| callnumber-first |
T - Technology |
| callnumber-label |
TK7874 |
| callnumber-raw |
TK7874.6 |
| callnumber-search |
TK7874.6 |
| callnumber-sort |
TK 47874.6 |
| callnumber-subject |
TK - Electrical and Nuclear Engineering |
| collection |
ZDB-4-NLEBK, ZDB-1-NEL |
| contents |
1. Introduction2. The System-on-Chip Design Process -- 3. System-Level Design Issues: Rules and Tools -- 4. The Macro Design Process -- 5. RTL Coding Guidelines -- 6. Macro Synthesis Guidelines -- 7. Macro Verification Guidelines -- 8. Developing Hard Macros -- 9. Macro Deployment: Packaging for Reuse -- 10. System Integration with Reusable Macros -- 11. System-Level Verification Issues -- 12. Data and Project Management -- 13. Implementing Reuse-Based SoC Designs -- Bibliography -- Index., Features of the Third Edition: UP TO DATE STATE OF THE ART REUSE AS A SOLUTION FOR CIRCUIT DESIGNERS A CHRONICLE OF "BEST PRACTICES" ALL CHAPTERS UPDATED AND REVISED GENERIC GUIDELINES-NON TOOL SPECIFIC EMPHASIS ON HARD IP AND PHYSICAL DESIGN Reuse Methodology Manual for System-on-a-Chip Designs, Third Edition outlines a set of best practices for creating reusable designs for use in a SoC design methodology. These practices are based on the authors' experience in developing reusable designs, as well as the experience of design teams in many companies around the world. Silicon and tool technologies move so quickly that many of the details of design-for-reuse will undoubtedly continue to evolve over time. But the fundamental aspects of the methodology described in this book have become widely adopted and are likely to form the foundation of chip design for some time to come. Development methodology necessarily differs between system designers and processor designers, as well as between DSP developers and chipset developers. However, there is a common set of problems facing everyone who is designing complex chips. In response to these problems, design teams have adopted a block-based design approach that emphasizes design reuse. Reusing macros (sometimes called "cores") that have already been designed and verified helps to address all of the problems above. However, in adopting reuse-based design, design teams have run into a significant problem. Reusing blocks that have not been explicitly designed for reuse has often provided little or no benefit to the team. The effort to integrate a pre-existing block into new designs can become prohibitively high, if the block does not provide the right views, the right documentation, and the right functionality. From this experience, design teams have realized that reuse-based design requires an explicit methodology for developing reusable macros that are easy to integrate into SoC designs. This manual focuses on describing these techniques |
| ctrlnum |
(DE-627)1682132269, (DE-576)9086175066, (DE-599)GBV086175068, (OCoLC)645591832, (OCoLC)52479060, (EbpS)78547 |
| edition |
3rd ed |
| facet_912a |
ZDB-4-NLEBK, ZDB-1-NEL |
| facet_avail |
Online |
| facet_local_del330 |
System-on-Chip, Entwurf |
| finc_class_facet |
Technik |
| fincclass_txtF_mv |
engineering-electrical, technology |
| footnote |
Includes bibliographical references (p. [285]-286) and index |
| format |
eBook |
| format_access_txtF_mv |
Book, E-Book |
| format_de105 |
Ebook |
| format_de14 |
Book, E-Book |
| format_de15 |
Book, E-Book |
| format_del152 |
Buch |
| format_detail_txtF_mv |
text-online-monograph-independent |
| format_dezi4 |
e-Book |
| format_dezwi2 |
Ebook |
| format_finc |
Book, E-Book |
| format_legacy |
ElectronicBook |
| format_legacy_nrw |
Book, E-Book |
| format_nrw |
Book, E-Book |
| format_strict_txtF_mv |
E-Book |
| genre |
Electronic books., Electronic books |
| genre_facet |
Electronic books., Electronic books |
| geogr_code |
not assigned |
| geogr_code_person |
not assigned |
| id |
17-1682132269 |
| illustrated |
Not Illustrated |
| imprint |
Boston, Kluwer Academic Publishers, c2002 |
| imprint_str_mv |
Boston: Kluwer Academic Publishers, c2002 |
| institution |
DE-Trs1, DE-Mh31, DE-1989, DE-Gla1, DE-Brt1, DE-D275, DE-Ch1, DE-D161, DE-15, DE-Rs1, DE-14, DE-Zi4, DE-L242, DE-Frei50, DE-82, DE-Zwi2, DE-Stg111, DE-Ka84 |
| is_hierarchy_id |
|
| is_hierarchy_title |
|
| isbn |
0306476401, 9780306476402 |
| isbn_isn_mv |
1402071418 |
| language |
English |
| last_indexed |
2024-04-09T19:36:11.473Z |
| marc_error |
[geogr_code]Unable to make public java.lang.AbstractStringBuilder java.lang.AbstractStringBuilder.append(java.lang.String) accessible: module java.base does not "opens java.lang" to unnamed module @5300267a, Minor Error : Subfield tag is an invalid uppercase character, changing it to lower case. --- [ 689 : D ], Minor Error : Subfield tag is an invalid uppercase character, changing it to lower case. --- [ 689 : D ], Minor Error : Subfield tag is an invalid uppercase character, changing it to lower case. --- [ 689 : D ], Minor Error : Subfield tag is an invalid uppercase character, changing it to lower case. --- [ 689 : D ] |
| match_str |
keating2002reusemethodologymanualforsystemonachipdesigns |
| mega_collection |
EBSCOhost eBook Collection |
| oclc_num |
645591832, 52479060 |
| physical |
Online-Ressource |
| publishDate |
c2002 |
| publishDateSort |
2002 |
| publishPlace |
Boston |
| publisher |
Kluwer Academic Publishers |
| record_format |
marcfinc |
| record_id |
1682132269 |
| recordtype |
marcfinc |
| rvk_facet |
ZN 5400, ZN 5405 |
| rvk_label |
Technik, Elektrotechnik, Elektronik, Nachrichtentechnik, Elektrische Netzwerke und Schaltungen, Elektronische Schaltungen, Allgemeines, Rechnergestützter Entwurf und Berechnung elektronischer Schaltungen; Simulation |
| rvk_path |
ZN, ZN 5405, ZN 5400, ZN 5300 - ZN 5860, ZN 5400 - ZN 5550, ZG - ZS |
| rvk_path_str_mv |
ZN, ZN 5405, ZN 5400, ZN 5300 - ZN 5860, ZN 5400 - ZN 5550, ZG - ZS |
| series2 |
EBSCOhost eBook Collection |
| source_id |
17 |
| spelling |
Keating, Michael 1950- (DE-588)124942148 (DE-627)706744055 (DE-576)294580409 aut, Reuse methodology manual for system-on-a-chip designs by Michael Keating, Pierre Bricaud, 3rd ed, Boston Kluwer Academic Publishers c2002, Online-Ressource, Text txt rdacontent, Computermedien c rdamedia, Online-Ressource cr rdacarrier, EBSCOhost eBook Collection, Includes bibliographical references (p. [285]-286) and index, 1. Introduction2. The System-on-Chip Design Process -- 3. System-Level Design Issues: Rules and Tools -- 4. The Macro Design Process -- 5. RTL Coding Guidelines -- 6. Macro Synthesis Guidelines -- 7. Macro Verification Guidelines -- 8. Developing Hard Macros -- 9. Macro Deployment: Packaging for Reuse -- 10. System Integration with Reusable Macros -- 11. System-Level Verification Issues -- 12. Data and Project Management -- 13. Implementing Reuse-Based SoC Designs -- Bibliography -- Index., Features of the Third Edition: UP TO DATE STATE OF THE ART REUSE AS A SOLUTION FOR CIRCUIT DESIGNERS A CHRONICLE OF "BEST PRACTICES" ALL CHAPTERS UPDATED AND REVISED GENERIC GUIDELINES-NON TOOL SPECIFIC EMPHASIS ON HARD IP AND PHYSICAL DESIGN Reuse Methodology Manual for System-on-a-Chip Designs, Third Edition outlines a set of best practices for creating reusable designs for use in a SoC design methodology. These practices are based on the authors' experience in developing reusable designs, as well as the experience of design teams in many companies around the world. Silicon and tool technologies move so quickly that many of the details of design-for-reuse will undoubtedly continue to evolve over time. But the fundamental aspects of the methodology described in this book have become widely adopted and are likely to form the foundation of chip design for some time to come. Development methodology necessarily differs between system designers and processor designers, as well as between DSP developers and chipset developers. However, there is a common set of problems facing everyone who is designing complex chips. In response to these problems, design teams have adopted a block-based design approach that emphasizes design reuse. Reusing macros (sometimes called "cores") that have already been designed and verified helps to address all of the problems above. However, in adopting reuse-based design, design teams have run into a significant problem. Reusing blocks that have not been explicitly designed for reuse has often provided little or no benefit to the team. The effort to integrate a pre-existing block into new designs can become prohibitively high, if the block does not provide the right views, the right documentation, and the right functionality. From this experience, design teams have realized that reuse-based design requires an explicit methodology for developing reusable macros that are easy to integrate into SoC designs. This manual focuses on describing these techniques, Nutzungsrecht: Nationallizenz NetLibrary, Systems on a chip, Modularity (Engineering), Application specific integrated circuits Design and construction, Application-specific integrated circuits Design and construction, Application specific integrated circuits Design and construction., Systems on a chip., Entwurf, System-on-Chip, Electronic books., Electronic books, s (DE-588)4740357-3 (DE-627)366978756 (DE-576)215926528 System-on-Chip gnd, s (DE-588)4121208-3 (DE-627)104674849 (DE-576)209541369 Entwurf gnd, DE-101, (DE-627), Bricaud, Pierre oth, 1402071418, http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=78547 text/html Verlag Deutschlandweit zugänglich Volltext, https://swbplus.bsz-bw.de/bsz412843668cov.jpg V:DE-576 X:springer image/jpeg 20150327163519 Cover, (DE-576)412843668, (DE-627)086175068, (DE-627)803077033 |
| spellingShingle |
Keating, Michael, Reuse methodology manual for system-on-a-chip designs, 1. Introduction2. The System-on-Chip Design Process -- 3. System-Level Design Issues: Rules and Tools -- 4. The Macro Design Process -- 5. RTL Coding Guidelines -- 6. Macro Synthesis Guidelines -- 7. Macro Verification Guidelines -- 8. Developing Hard Macros -- 9. Macro Deployment: Packaging for Reuse -- 10. System Integration with Reusable Macros -- 11. System-Level Verification Issues -- 12. Data and Project Management -- 13. Implementing Reuse-Based SoC Designs -- Bibliography -- Index., Features of the Third Edition: UP TO DATE STATE OF THE ART REUSE AS A SOLUTION FOR CIRCUIT DESIGNERS A CHRONICLE OF "BEST PRACTICES" ALL CHAPTERS UPDATED AND REVISED GENERIC GUIDELINES-NON TOOL SPECIFIC EMPHASIS ON HARD IP AND PHYSICAL DESIGN Reuse Methodology Manual for System-on-a-Chip Designs, Third Edition outlines a set of best practices for creating reusable designs for use in a SoC design methodology. These practices are based on the authors' experience in developing reusable designs, as well as the experience of design teams in many companies around the world. Silicon and tool technologies move so quickly that many of the details of design-for-reuse will undoubtedly continue to evolve over time. But the fundamental aspects of the methodology described in this book have become widely adopted and are likely to form the foundation of chip design for some time to come. Development methodology necessarily differs between system designers and processor designers, as well as between DSP developers and chipset developers. However, there is a common set of problems facing everyone who is designing complex chips. In response to these problems, design teams have adopted a block-based design approach that emphasizes design reuse. Reusing macros (sometimes called "cores") that have already been designed and verified helps to address all of the problems above. However, in adopting reuse-based design, design teams have run into a significant problem. Reusing blocks that have not been explicitly designed for reuse has often provided little or no benefit to the team. The effort to integrate a pre-existing block into new designs can become prohibitively high, if the block does not provide the right views, the right documentation, and the right functionality. From this experience, design teams have realized that reuse-based design requires an explicit methodology for developing reusable macros that are easy to integrate into SoC designs. This manual focuses on describing these techniques, Systems on a chip, Modularity (Engineering), Application specific integrated circuits Design and construction, Application-specific integrated circuits Design and construction, Application specific integrated circuits Design and construction., Systems on a chip., Entwurf, System-on-Chip, Electronic books., Electronic books |
| title |
Reuse methodology manual for system-on-a-chip designs |
| title_auth |
Reuse methodology manual for system-on-a-chip designs |
| title_full |
Reuse methodology manual for system-on-a-chip designs by Michael Keating, Pierre Bricaud |
| title_fullStr |
Reuse methodology manual for system-on-a-chip designs by Michael Keating, Pierre Bricaud |
| title_full_unstemmed |
Reuse methodology manual for system-on-a-chip designs by Michael Keating, Pierre Bricaud |
| title_short |
Reuse methodology manual for system-on-a-chip designs |
| title_sort |
reuse methodology manual for system-on-a-chip designs |
| title_unstemmed |
Reuse methodology manual for system-on-a-chip designs |
| topic |
Systems on a chip, Modularity (Engineering), Application specific integrated circuits Design and construction, Application-specific integrated circuits Design and construction, Application specific integrated circuits Design and construction., Systems on a chip., Entwurf, System-on-Chip, Electronic books., Electronic books |
| topic_facet |
Systems on a chip, Modularity (Engineering), Application specific integrated circuits, Application-specific integrated circuits, Systems on a chip., Entwurf, System-on-Chip, Design and construction, Design and construction., Electronic books., Electronic books |
| url |
http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=78547, https://swbplus.bsz-bw.de/bsz412843668cov.jpg |
| work_keys_str_mv |
AT keatingmichael reusemethodologymanualforsystemonachipdesigns, AT bricaudpierre reusemethodologymanualforsystemonachipdesigns |
